

F7Z BLOCK DIAGRAM

**AMD
CPU
S1g2**

DDR2
400-800

**Dual Channel DDR2
SO-DIMM X 2**

Page 3 ~ 6

Page 7 ~ 9

HDMI

Page 71

LVDS

Page 45

CRT

Page 46

TVCARD

Page 55

MINICARD

Page 53

**PCI-E LAN
RTL8111C**

Page 33 ~ 34

NEWCARD

Page 43

PCI-E

HT 3.0
2.6GHZ

**AMD
RS780M**

PCI-E
X4

Page 10 ~ 18

**AMD
SB700**

PCI
33MHz

R5C833

Page 73 ~ 74

8IN1

Page 74

1394

Page 75

Debug Conn.

Page 44

EC ITE8752

Page 30 ~ 31

SPI ROM

Page 30

071113

TPM 1.2

Page 62

AUDIO AMP

Page 37

**AUDIO JACK &
MIC**

Page 38

USB

Page 20 ~ 28
SATA

SATA HDD

Page 51

SATA ODD

Page 51

E-SATA

Page 76

USB CCD

Page 45

**BLUE TOOTH
Module**

Page 61

Finger print

Page 77

Azalia

AZALIA ALC662

Page 36

MDC Header

Page 35

**CLOCK
ICS9LPRS479AGLFT**

Page 29

FAN + SENSOR

Page 50

Power On Sequence


Page

**USB 2.0
X5**



Page 52


<Variant Name>


ASUS		Title : BLOCK DIAGRAM	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F7Z	2.0	
Date: Monday, May 19, 2008		Sheet	1 of 94



Do not cross plane.







D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C

B

A

A

D

C



B



A

A

D




C







071207

071121





071211



Signal	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			





071212 Change to Naya Pin 92

DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
RS780:SUS_STAT

STRAP_DEBUG_BUS_PCIE_ENABLE

Enables the Test Debug Bus using PCIe bus:

1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable



RS780: configurable thru register setting only



RS740/RS780: Enables Side port memory


RS780:HSYNCH


Selects if Memory SIDE PORT is available or not

1 = Memory Side port Not available
0 = Memory Side port available
Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]











NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK




REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	


WITH A12 SB700, STRAP PIN FOR MEM BOOT AND EC ENABLE SWAPPED.
I.E. LPC_CLK0 FOR EC ENABLE, ACZ_RST# FOR MEM BOOT ENABLE.






Modify to NC





071203



SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock



Change from 489 to 479




<Variant Name>

For Battery

Note: When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.

In Page 60

R1.1




080219 Q3103 & Q3104 pin2 and pin3 Reverse



080219 Reserve for SB700 interface

For Switch

PWR SWITCH




LID SWITCH





Note:
LID_SW# is easy to cause high voltage damage when plugging inverter board connector to MIB with AC present. Need to add bidirectional diode to protect this pin.


Touch-Pad (F7se)




Keyboard Connector (F7se)



For Thermal Control Method






ALL Follow Design IP




<Variant Name>







071130
Co-lay for Layout rule




071130
Co-lay for Layout rule




<Variant Name>

MDC




<Variant Name>

AMP POWER




GAIN0	GAIN1	Av (1mV)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

SPEAKER AMP




MUTE CONTROL




TYPE	LINE_OUT	S/PDIF_OUT	NC
LINE2_JD_D	L	H	H
JACK_SW#	L	L	H

Headphone Connector




For ALC663 Cap-less, mount R3775, R3776, RX3612, RX3613. no mount CE3751, CE3752, R3758, R3759, R3756, R3757




<Variant Names>

INTERNAL MICROPHONE

If EAPD available(fix MIC bias switching
"POP" noise):
Replace R3801,R3802 by one 4.7K ohm resistor.
DNI C3801.




EXTERNAL MICROPHONE





F7Z


071212
change 0 ohm P/N





<Variant Name>





!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V




NewCard Ejecter







3.0V~3.6V
 Ave= 200mA
 Max= 275 mA



3.0V~3.6V
 Ave= 1000mA
 Max= 1300 mA




1.35V~1.65V
 Ave= 500 mA
 Max= 650 mA




Block C

If support NewCard Debug Card,
Pls don't mount all components.




LCD Backlight Control

LCD Power



Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

LCD LVDS Interface




INVERTER Interface

```


BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.


```







INVERTER
Interface/Speaker CONN.

Delete LID_SW SCH






PLACE ESD Diodes near
VGA port



<Variant Name>

Thermal Sensor




080408 Close to DNX FOR G786

Route *H_THERMDA* and *H_THERMDC*
on the same layer

-----OTHER SIGNALS
15 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
15 mils
-----OTHER SIGNALS

Avoid FSB,Power

DC FAN Control



















4 Pin fan

PN:12G17000004B


		Title : HDD & CD-ROM	
ASUSTek COMPUTER INC		Engineer: <u>Richard Lu</u>	
Size Custom	Project Name F7Z	Rev 1.0	
Date: Monday, May 19, 2008		Sheet 51 of 94	


071119 change common
choke and R P/N

Change all MOS with ESD part




<Variant Name>







H = 5.2mm
FOR TV TUNER
(UWB OPTION)




H = 3.0mm



TV Conn.




ME P/N : 14G152075000




<Variant Name>

LED


For POWER LED




BATTERY LED




Num Lock




Cap Lock




SATA/IDE LED




WireLess LED



BT LED




Scroll Lock





Change all LED for 5mA

delete D5601
071127



From SB GPIO




Change all MOS with ESD part

F5Z SWITCH CIRCUIT


Move SW from P32 to P56

Power SW.




P/N: 12G091030050

Marathon SW.






Add SHUT Down SCH

SHUT_DOWN#



<Variant Name>



Change net name


Change all MOS with ESD part

Change net name

Change net name


BATTERY

071120 cahnge PL->L,PT->T,PC->C





Reference To M51

071203 change footprint




Without Battery & Pull out Adapter



Add for AC Adapter protect




DC JACK-IN




Adaptor IN

<Variant Name>

For Bluetooth





For Side SW




For TPM Module

```
071120
TPM module has internal crista
```








FOR SCREW HOLE



FOR CPU









FOR VGA






<Variant Name>


ASUS		Title : Screw Hole	
ASUSTeK COMPUTER INC		Engineer: <OrgAddr1>	
Size Custom	Project Name F7Z	Rev 1.0	
Date: Monday, May 19, 2008		Sheet 65 of 94	

HDMI











<Variant Name>




<Variant Name>




080131

<Variant Name>

eSATA Connector





<Variant Name>

080131 Change cardreader connect to 12G340003601.change CDROM connect to 12G151000132 .
080215 1.change thermal sensor to G781,change C5002 to 1000pf
2.fix stuff TMP module can not boot

080217 change C3711/C3712/C3709/C3710 connect to GND
change D7101 to 2 Pin
080219 Remove R3052 and R3108,move D3103 to R3052(N connect to EC side)
change Q9101/Q9107 to 07G005161020(07G005357011)


080221 change ec to 8512 Page82 Page83
080222 add C0651/C0652/C0653/C0654

080225 add R1408/R4307/R4308/R5319/R5320

080408 Add r7407 and c7415 for EMI

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V Pre_metal	X	X

SVC	SVD	Output	Pre_metal
0	0	1.4	1.1
0	1	1.2	1.0
1	0	1.0	0.9
1	1	0.8	0.8



* $R_{ocset} = I_{oc} * DRC / 10\mu A$

+1.2V0: $R_{OCSET} = R_{8213}$; $R_{8215} = R_{8213} = 10K\Omega$; $OCP > 7.5A$

+1.8V0: $R_{OCSET} = R_{8212}$; $R_{8212} = R_{8211} = 4.7K\Omega$; $OCP > 14A$

* $V_{REF} = 0.6V \pm 1\%$

+1.2V0: $V_{REF} = (R_{8206} + R_{8214}) / R_{8214} = 1.2V \pm 2\%$


+1.8V0: $V_{REF} = (R_{8207} + R_{8210}) / R_{8207} = 1.806V \pm 2.38\%$ (1.764~1.849)

* $F_{sw} = 1 / K / R_{fset}$; $K = 1.5 * 10e-10$



+1.2V0: $R_{fset} = R_{8204}$; $F_{sw} = 366KHz$

+1.8V0: $R_{fset} = R_{8202}$; $F_{sw} = 300KHz$


* Pin 29 connect to GND with 5 Via independent,
isolate Pin17 and Pin18




SKIP# = VDD , forced PWM mode
 SKIP# = OPEN ,ultrasonic mode
 SKIP# = GND , pulse skipping mode



+2.5V_CPU_VDDA



+1.5VS & +1.1V_NB



POWER PATH & BAT_LEARN

AC_IN Threshold 2.048Vmax A/D_DOCK_IN
> 17.44V active

Adapter In(max) = $[0.075V/Rsense(ADin)] \cdot [VCLVS/VREF]$
 $Rsense(ADin) = 0.010\Omega$
 $VCLVS = 2.5341V$
 $\Rightarrow In(max) = 4.5A$
 $\Rightarrow Constant Power = 19 \cdot 4.5 = 85.5W$
 $\Rightarrow R8805 = 20K, R8819 = 30K$


Charge Current $I_{chg} = [0.075V/Rsense(CHG)] \cdot [VICTL/3.6V]$
 $Rsense(CHG) = 0.025\Omega$
 $VICTL = 3V \Rightarrow I_{chg} = 2.5A$
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$

$V_{batt} = Cell \cdot [Vref - (VICTL - 1.8V) / 9.52]$
 $VICTL = 1.68V$
 $\Rightarrow V_{batt} = 4.2V$


Mode pin : $V_{mode} > 2.8V$ (tie to LDO pin) \rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > V_{mode}$ (tie to GND) \rightarrow Learning mode

$VICTL < 0.8V$ or $DCIN < 7V \rightarrow$ Charger Disable


Precharge current=150mA




BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF






U9000 Main source change to 06G006002414(tolerance:1%).
Add second source 06G006002610 (tolerance:1%),
06G006002412 (tolerance:0.2%) and
06G006002020(tolerance:0.2%)

SUSC#_PWR POWER




SUSB#_PWR POWER



AC_BAT_SYS		AC_BAT_SYS	60,80,81,82,83,88
BAT		BAT	60,88
BAT_CON		BAT_CON	60,88
+2.5VREF		+2.5VREF	82,84,88,90
+3VA		+3VA	20,30,45,56,57,61,62,81
+5VAO		+5VAO	81,84,90
+5VO		+5VO	81,82,88,90,91
+5VSUS		+5VSUS	81
+5V		+5V	44,45,52,57,91
+5VS		+5VS	23,30,31,36,37,46,50,51,57,71,80,83,91
+3VO		+3VO	56,81,91,92
+3VSUS		+3VSUS	4,20,21,22,23,24,30,33,35,37,43,53,56,80,81
+3V		+3V	30,35,44,45,53,55,57,61,62,83,91
+3VS		+3VS	5,7,8,12,13,14,21,22,23,24,29,30,31,33,36,37,43,45,46,50,51,53,55,56,57,61,62,71,73,74,75,77,80,84,91,92
+12VSUS		+12VSUS	81,84,91
+12V		+12V	37,57,75,91
+12VS		+12VS	30,45,57,71,91
+1.8VO		+1.8VO	82,84,91
+1.8V		+1.8V	4,5,6,7,8,9,57,82
+1.8VS		+1.8VS	5,12,13,14,21,57,91
+0.9V		+0.9V	4,6,9,57,82
+0.9VO		+0.9VO	82
+2.5V_CPU_VDDA		+2.5V_CPU_VDDA	5,57,84
+1.5VS		+1.5VS	43,53,55,57,84
+1.5VO		+1.5VO	84
+1.1VO		+1.1VO	84
+1.1V_NB		+1.1V_NB	12,14,57,84
+1.2VO		+1.2VO	82,84,91
+1.2VSUS		+1.2VSUS	23,82
+1.2V_CPU_NB_SB		+1.2V_CPU_NB_SB	3,14,20,22,23,57,91
+VCC_NB_O		+VCC_NB_O	83
+VCC_NB		+VCC_NB	14,57,83
+CPU_VDD0		+CPU_VDD0	6,57,80
+CPU_VDD1		+CPU_VDD1	6,57,80
+CPU_VDDNB_O		+CPU_VDDNB_O	80
+CPU_VDDNB		+CPU_VDDNB	6,57,80

FOR POWER TEST



Title : POWER_SIGNAL

<OrgName>

Engineer:

Size
B

Project Name
F7Z

Rev
1.0

Date: Monday, May 19, 2008

Sheet 93 of 94

